Skip to content

Adds ULP support for S3, S3 and C6 #176

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 12 commits into from
May 7, 2024
Merged

Adds ULP support for S3, S3 and C6 #176

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
12 commits
Select commit Hold shift + click to select a range
6e4ae52
Adds full support to ULP
SuGlider May 6, 2024
88e9f55
Adds Full ULP support to S3
SuGlider May 6, 2024
c651c17
Fix ULP defconfig.esp32s2
SuGlider May 6, 2024
95dc1d0
Update ULP for IDF 4.x and 5.x
SuGlider May 6, 2024
c0b4cba
Update ULP for IDF 4.x and 5.x
SuGlider May 6, 2024
0082e5d
Enables C6 ULP
SuGlider May 6, 2024
1a6b192
Full ULP support for C6
SuGlider May 6, 2024
8686048
Pick FSM instead of RISKV ULP
SuGlider May 6, 2024
26621a7
Pick FSM instead of RISCV ULP
SuGlider May 6, 2024
2a5c107
Disable C6 RV LP - No way to use it in Arduino
SuGlider May 6, 2024
bfe5450
Pick FSM ULP for Arduino.
SuGlider May 6, 2024
c0924e2
Pick FSM ULP for Arduino
SuGlider May 6, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 5 additions & 1 deletion configs/defconfig.esp32c6
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -2,4 +2,8 @@ CONFIG_BT_ENABLED=y
CONFIG_BT_BLE_BLUFI_ENABLE=y
CONFIG_RTC_CLK_CAL_CYCLES=576
# CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0 is not set
CONFIG_FREERTOS_IDLE_TASK_STACKSIZE=2304
CONFIG_FREERTOS_IDLE_TASK_STACKSIZE=2304
# This Enables RISCV LP for C6 - but it can't be used within Arduino at this time.
#CONFIG_ULP_COPROC_ENABLED=y
#CONFIG_ULP_COPROC_LP_CORE=y
#CONFIG_ULP_COPROC_RESERVE_MEM=4096
9 changes: 7 additions & 2 deletions configs/defconfig.esp32s2
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -7,6 +7,11 @@ CONFIG_ESP32S2_KEEP_USB_ALIVE=y
# CONFIG_USE_MULTINET is not set
CONFIG_FREERTOS_WATCHPOINT_END_OF_STACK=y
CONFIG_ESP_SYSTEM_MEMPROT_FEATURE=n

# ULP Setting for IDF 5.x
CONFIG_ULP_COPROC_ENABLED=y
# end of ULP COPROC_ENABLE
# Choose FSM or RISCV exclusively! Never both.
CONFIG_ULP_COPROC_TYPE_FSM=y
CONFIG_ULP_COPROC_TYPE_RISCV=y
CONFIG_ULP_COPROC_RESERVE_MEM=4096
# CONFIG_ULP_COPROC_TYPE_RISCV=y
CONFIG_ULP_COPROC_RESERVE_MEM=4096
9 changes: 7 additions & 2 deletions configs/defconfig.esp32s3
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -9,6 +9,11 @@ CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES_TWO=y
CONFIG_FREERTOS_WATCHPOINT_END_OF_STACK=y
CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH=3120
CONFIG_ESP_SYSTEM_MEMPROT_FEATURE=n

# ULP Setting for IDF 5.x
CONFIG_ULP_COPROC_ENABLED=y
# end of ULP COPROC_ENABLE
# Choose FSM or RISCV exclusively! Never both.
CONFIG_ULP_COPROC_TYPE_FSM=y
CONFIG_ULP_COPROC_TYPE_RISCV=y
CONFIG_ULP_COPROC_RESERVE_MEM=4096
# CONFIG_ULP_COPROC_TYPE_RISCV=y
CONFIG_ULP_COPROC_RESERVE_MEM=4096