Skip to content

Fix issue #9 #10

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Closed
wants to merge 6 commits into from
Closed

Fix issue #9 #10

wants to merge 6 commits into from

Conversation

ShashankVM
Copy link

@ShashankVM ShashankVM commented Jun 17, 2021

Issue 9

  1. In the "Getting Started Wiki" -> "Run SystemC Simulation" subsection: on second command, it is not required to do "mkdir build" since build directory already exists. The counter example folder is in "build/icsc/examples", not "build/examples". So I fixed these errors.
  2. Enhanced testbench and stopped simulation from hanging.
    Simulation used to hang since the time to stop was not mentioned. I fixed this. I also added a function to test reset and to print the signals and to print a message "simulation complete" once the simulation is done. This gives the user a feedback of the simulation results.

The output now looks like this:

shashank@shashank-desktop:~/systemc-compiler/build$ cd icsc/examples/counter && ./counter

        SystemC 2.3.3-Accellera --- Jun 16 2021 21:27:55
        Copyright (c) 1996-2018 by all Contributors,
        ALL RIGHTS RESERVED
Clock           Time            Reset           Counter         Even
0               0 s             0               0               0
1               1 ns            1               1               0
1               2 ns            0               0               1
1               5 ns            1               1               0
1               6 ns            1               2               1
1               7 ns            1               3               0
1               8 ns            1               4               1
1               9 ns            1               5               0
1               10 ns           1               6               1
1               11 ns           1               7               0
1               12 ns           1               8               1
1               13 ns           1               9               0
1               14 ns           1               10              1
1               15 ns           1               11              0
1               16 ns           1               12              1
1               17 ns           1               13              0
1               18 ns           1               14              1
1               19 ns           1               15              0
1               20 ns           1               0               1
1               21 ns           1               1               0

                *****Simulation complete*****
shashank@shashank-desktop:~/systemc-compiler/build/icsc/examples/counter$  

On second command, it is not required to do "mkdir build" since build directory already exists. The counter example folder is in "build/icsc/examples", not "build/examples".
Simulation used to hang since the time to stop was not mentioned. I fixed this. I also added a function to test reset and to print the signals and to print a message "simulation complete" once the simulation is done. This gives the user a feedback of the simulation results.

The output now looks like this:

```
shashank@shashank-desktop:~/systemc-compiler/build$ cd icsc/examples/counter && ./counter

        SystemC 2.3.3-Accellera --- Jun 16 2021 21:27:55
        Copyright (c) 1996-2018 by all Contributors,
        ALL RIGHTS RESERVED
Clock           Time            Reset           Counter         Even
0               0 s             0               0               0
1               1 ns            1               1               0
1               2 ns            0               0               1
1               5 ns            1               1               0
1               6 ns            1               2               1
1               7 ns            1               3               0
1               8 ns            1               4               1
1               9 ns            1               5               0
1               10 ns           1               6               1
1               11 ns           1               7               0
1               12 ns           1               8               1
1               13 ns           1               9               0
1               14 ns           1               10              1
1               15 ns           1               11              0
1               16 ns           1               12              1
1               17 ns           1               13              0
1               18 ns           1               14              1
1               19 ns           1               15              0
1               20 ns           1               0               1
1               21 ns           1               1               0

                *****Simulation complete*****
shashank@shashank-desktop:~/systemc-compiler/build/icsc/examples/counter$  

```
Enhanced testbench and stopped simulation hanging
Fixed guide section "Run SystemC simulation"
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant