-
Notifications
You must be signed in to change notification settings - Fork 41
Primitive channel #20
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Comments
The example you use contains sc_event (line 91) which is not synthesizable according with SystemC synthesizable standard. Some examples and explanations how to prepare SystemC design to synthesis are given in https://github.com/intel/systemc-compiler/blob/main/doc/ug.pdf |
Thank you for your response. |
There is more or less general implementation of FIFO in https://github.com/intel/systemc-compiler/blob/main/components/common/sctcommon/sct_fifo.h which is synthesizable. |
I tried to synthesize a module that has a primitive channel. I used an example simple_fifo which is the repository, https://github.com/intel/systemc-compiler/tree/main/systemc/examples/sysc/simple_fifo.
But I am getting an error stating " Static record is not supported yet "
fatal error: ScTool internal fatal error : Static record is not supported yet
1273: static const sc_event none;
1273: ^
1273: ----------------------------------------------------------------
1273: SystemC-to-Verilog trasnlation, ERROR
1273: ----------------------------------------------------------------
1273: 1 error generated.
1273: Error while processing /home/spoorthy/work/systemc-compiler/build/icsc/designs/Simple/Simple.sctool.cpp.
1273: Top-level module is top
2/2 Test #1273: Simple_SYN .......................***Failed 2.14 sec
The following tests passed:
Simple_BUILD
50% tests passed, 1 tests failed out of 2
I want to know how to synthesize the module with the primitive channel. Can you please guide me with this?
The text was updated successfully, but these errors were encountered: