Skip to content

Commit 7433f98

Browse files
committed
fix(repo): compile *.cpp files on MicroPython
1 parent 76d7ee4 commit 7433f98

File tree

4 files changed

+11
-4
lines changed

4 files changed

+11
-4
lines changed

CHANGELOG.md

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,11 @@
11
# ChangeLog
22

3+
## v1.0.1 - 2024-12-11
4+
5+
### Bug Fixes:
6+
7+
* fix(repo): compile *.cpp files on MicroPython
8+
39
## v1.0.0 - 2024-12-06
410

511
### Enhancements:

idf_component.yml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,4 +1,4 @@
1-
version: "1.0.0"
1+
version: "1.0.1"
22
description: ESP32_IO_Expander is a library designed for driving IO expander chips using ESP SoCs
33
url: https://github.com/esp-arduino-libs/ESP32_IO_Expander
44
repository: https://github.com/esp-arduino-libs/ESP32_IO_Expander.git

library.properties

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
name=ESP32_IO_Expander
2-
version=1.0.0
2+
version=1.0.1
33
author=espressif
44
maintainer=espressif
55
sentence=ESP32_IO_Expander is a library designed for driving IO expander chips using ESP SoCs

micropython.cmake

Lines changed: 3 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -4,10 +4,11 @@ add_library(usermod_esp_io_expander INTERFACE)
44

55
# Set the source directorya and find all source files.
66
set(SRC_DIR ${CMAKE_CURRENT_LIST_DIR}/src)
7-
file(GLOB_RECURSE SRCS ${SRC_DIR}/*.c)
7+
file(GLOB_RECURSE SRCS_C ${SRC_DIR}/*.c)
8+
file(GLOB_RECURSE SRCS_CXX ${SRC_DIR}/*.cpp)
89

910
# Add our source files to the library.
10-
target_sources(usermod_esp_io_expander INTERFACE ${SRCS})
11+
target_sources(usermod_esp_io_expander INTERFACE ${SRCS_C} ${SRCS_CXX})
1112

1213
# Add the current directory as an include directory.
1314
target_include_directories(usermod_esp_io_expander INTERFACE ${SRC_DIR})

0 commit comments

Comments
 (0)