We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent 0f960ce commit b04138bCopy full SHA for b04138b
arch/arm/boot/dts/sunxi-h3-h5.dtsi
@@ -913,6 +913,19 @@
913
#size-cells = <0>;
914
};
915
916
+ r_uart: serial@1f02800 {
917
+ compatible = "snps,dw-apb-uart";
918
+ reg = <0x01f02800 0x400>;
919
+ interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
920
+ reg-shift = <2>;
921
+ reg-io-width = <4>;
922
+ clocks = <&r_ccu CLK_APB0_UART>;
923
+ resets = <&r_ccu RST_APB0_UART>;
924
+ pinctrl-names = "default";
925
+ pinctrl-0 = <&r_uart_pins>;
926
+ status = "disabled";
927
+ };
928
+
929
r_pio: pinctrl@1f02c00 {
930
compatible = "allwinner,sun8i-h3-r-pinctrl";
931
reg = <0x01f02c00 0x400>;
@@ -939,6 +952,11 @@
939
952
pins = "PL10";
940
953
function = "s_pwm";
941
954
955
956
+ r_uart_pins: r-uart-pins {
957
+ pins = "PL2", "PL3";
958
+ function = "s_uart";
959
942
960
943
961
944
962
r_pwm: pwm@1f03800 {
0 commit comments